Digital Design and Modeling with VHDL and Synthesis (Systems)

Digital Design and Modeling with VHDL and Synthesis (Systems) pdf epub mobi txt 電子書 下載2025

出版者:Wiley-IEEE Computer Society Pr
作者:K. C. Chang
出品人:
頁數:364
译者:
出版時間:1997-10-18
價格:USD 95.50
裝幀:Hardcover
isbn號碼:9780818677168
叢書系列:
圖書標籤:
  •  
想要找書就要到 圖書目錄大全
立刻按 ctrl+D收藏本頁
你會得到大驚喜!!

"Digital Systems Design with VHDL and Synthesis" presents an integrated approach to digital design principles, processes, and implementations to help the reader design much more complex systems within a shorter design cycle. This is accomplished by introducing digital design concepts, VHDL coding, VHDL simulation, synthesis commands, and strategies together. The author focuses on the ultimate product of the design cycle: the implementation of a digital design. VHDL coding, synthesis methodologies and verification techniques are presented as tools to support the final design implementation. Readers will understand how to apply and adapt techniques for VHDL coding, verification, and synthesis to various situations. "Digital Systems Design with VHDL and Synthesis" is a result of K.C. Chang's practical experience in both design and as an instructor. Many of the design techniques and considerations illustrated throughout the chapters are examples of viable designs. His teaching experience leads to a step-by-step presentation that addresses common mistakes and hard-to-understand concepts in a way that eases learning. Unique features of the book include the following: LI VHDL code explained line by line to capture the logic behind the design concepts LI VHDL is verified using VHDL test benches and simulation tools LI Simulation waveforms are shown and explained to verify design correctness LI VHDL code is synthesized and commands and strategies are discussed. Synthesized schematics and results are analyzed for area and timing LI Variations on the design techniques and common mistakes are addressed; Demonstrated standard cell, gate array, and FPGA three design processes LI Each with a complete design case study LI Test bench, post-layout verification, and test vector generation processes. Practical design concepts and examples are presented with VHDL code, simulation waveforms, and synthesized schematics so that readers can better understand their correspondence and relationships.

具體描述

讀後感

評分

評分

評分

評分

評分

用戶評價

评分

评分

评分

评分

评分

相關圖書

本站所有內容均為互聯網搜索引擎提供的公開搜索信息,本站不存儲任何數據與內容,任何內容與數據均與本站無關,如有需要請聯繫相關搜索引擎包括但不限於百度google,bing,sogou

© 2025 qciss.net All Rights Reserved. 小哈圖書下載中心 版权所有